Re: [oc] Design Question

[Richard Herveille <richard@asics.ws>]

The only synthesis tool I am aware of that requires you to purchase a license 
per language is Exemplar's LeonardoSpectrum.
Synplicity's Synplify/Synplify-Pro supports both languages, so does Synopsys' 
FPGA-Compiler-II.

Richard



>
> I had the xilinx/altera webpack/leonardo type items in mind.
> The free(beer) ones usually read both languages.
>
> Licensed synthesis tools tend to licnese the language reader too -
> which stops them being language neutral (unless both labguage front
> ends are purchased)
>
> Does depend on what the target technology is though.
> john
>
> > How do I get those "free (beer) ones" ?
> >
> > 		> Not really, most synthesis tools can handle mixed-language
> >
> > designs. There
> >
> > 		> might be a few minor issues. For example Verilog allows a
> >
> > signal name to end
> >
> > 		> with a '_', VHDL pukes on this. However these issues
> >
> > should be simple to
> >
> > 		> resolve.
> >
> > 		Depends also on what the synthesis tool license is. The free
> > (beer) ones are
> > 		a lot more flexible than the commercial licenses here.
> > wierd.
> > 		john

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml