[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[pci] RE: Implementation
I am using Synplify for synthesis. When I try to implement design I am
getting warnings like this:
WARNING:NgdBuild:452 - logical net
'bridge/pci_resets_and_interrupts/GND' has no driver
WARNING:NgdBuild:454 - logical net
'bridge/pci_resets_and_interrupts/GND' has no load
Does anyone know why GND and VCC signals are not connected?
Gvozden
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml