[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [pci] PCI Verification
Hi, Oliver
Nice to hear from you again - Me and Tadej are using Verilog (I think
it's simpler), and we
simulate designs with NCSim (Cadence).
Regards,
Miha Dolenc
----- Original Message -----
From: "Oliver Amft" <oam@oamx.net>
To: <olupas@opencores.org>; <pci@opencores.org>; <mihad@opencores.org>
Sent: Tuesday, June 05, 2001 6:58 PM
Subject: [pci] PCI Verification
> Hi Guys
> sorry for this delay and thanks for your offers!
> I think I'll stay with the verification, starting on PCI side.
> Miha, have you (or Tadej) specified the language of this project
> {Verilog, VHDL}? And what is the tool chain you re using?
> Ovidiu, are you porting the PCISim to Verilog?
>
> Cheers,
> Oliver
>