Re: [pci] burst data phase.

[runner <runner@zh.t2-design.com>]

rama mohan£¬
	the master needn't to know how mang cycles to maintain. in single date transfer mode, the FRAME#(driven by master) will maintain active until the target asserts the TARRDY# or STOP#. That's to say FRAME# is driven active when master need to get/receive data and deasserted when it finishes the data phase.



>pci gurus,
>       I have devoleped pci 32 bit 33 mhz core with single data phase 
>transaction facility only. I would like to add the burst data phases 
>feature. I am devoleping that. But i strucked at one point.
>How master come to know that for how many clock cycles to maintain frame. 
>Any body can give me suggestions.
>All kinds of suggestions are appreciated.
>
>thanks in advance
>
>ramu
>
>_________________________________________________________________
>Get your FREE download of MSN Explorer at http://explorer.msn.com/intl.asp.
>
>--
>To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml

     
            runner
            runner@zh.t2-design.com

--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml