|
Hey guys,
I had a question. I have a combinational statement
in VHDL as given below.
start <= '1' when read='1' and addr(7 downto
0)="11111111" else '0';
Now what happens here is that read goes high only
for one clock cycle and hence so does start. How can I make start stay high for
2 or more clock cycles and then go low ?
-----------------------------------------------------------------
Saumil Merchant University of Tennessee http://web.utk.edu/~smerchan ----------------------------------------------------------------- |