hai , Iam looking a vhdl code for serial peripheral interface master slave core and its testbench with bit rates generated in master mode as 2, 4, 8,16,128,256 if any body have this code please help me have a nice day -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml