[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] IDE core model

To: cores@opencores.org
Subject: Re: [oc] IDE core model
From: Lior.Shtram@flextronicssemi.com
Date: Sun, 25 Jun 2000 00:48:16 -0700
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org


Hello,
     I am considering implementing the IDE bus (I guess that is the master) not
the IDE drive controller.
Do you know a lot about IDE? I am thinking still of how to implement the
controller and if you do know about IDE maybe you can help consolidating the
implementation proposal.

Lior

Prev by Date: Re: [oc] IDE core model
Next by Date: [oc] project template
Prev by thread: [oc] Introduction.
Next by thread: [oc] Could you send me the verilog source code of the synchronous dram controller ?
Index(es):
- Date
- Thread