[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[pci] Stop on P_BA0 memory write
Hi,
I'm doing a simulation of the PCI bridge and whenever I issue a memory
write command on the P_BA0 address, I get a STOP signal on the first
data phase(stop is asserted, trdy deasserted, devsel asserted). If I
perform the same command(memory write) on P_BA1, it continues
successfully without any stop signal. What could be causing this? Both
of this images are enabled and are memory mapped.
Any help is appreciated.
Thanks!
Radwin
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml