[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [pci] pci frequency

To: pci@opencores.org
Subject: Re: [pci] pci frequency
From: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de>
Date: Wed, 19 Feb 2003 10:23:09 +0100
In-Reply-To: <k8z3cmk4r27.fsf@slsf86.stgl.sel.alcatel.de>
References: <20030219050216.71731.qmail@web10602.mail.yahoo.com><k8z3cmk4r27.fsf@slsf86.stgl.sel.alcatel.de>
Reply-To: pci@opencores.org
Sender: owner-pci@opencores.org

>>>>> "Colin" == Colin Marquardt <c.marquardt@alcatel.de> writes:

    Colin> lakshmi anand <lakshmianand2002@yahoo.com> writes:
    >> Why is PCI bus frequency standardized to 33MHz and 66MHz.

    Colin> It is not, actually. The clock frequency can range from 0Hz to
    Colin> 33MHz/66Mhz.

The 33 MHz has also historical reasons: Intel CPU's have a bus frequncy fo
33 MHz or multiples since the 486. The 486 had a 33 MHz Local bus which PCI
replaced.

Bye
-- 
Uwe Bonnes                bon@elektron.ikp.physik.tu-darmstadt.de

Institut fuer Kernphysik  Schlossgartenstrasse 9  64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml

References:
- [pci] pci frequency
  - From: lakshmi anand <lakshmianand2002@yahoo.com>
- Re: [pci] pci frequency
  - From: Colin Marquardt <c.marquardt@alcatel.de>

Prev by Date: Re: [pci] pci frequency
Next by Date: [pci] Data Corruption writing into Target
Prev by thread: Re: [pci] pci frequency
Next by thread: [pci] are there any statements in VHDL which can be used to access signals in sub entity
Index(es):
- Date
- Thread