Re: [oc] Verilog coding style for Open Cores-RTL - Case in point SHA1

["Chenbo Liu" <philewar@icc.sh.cn>]

----- Original Message ----- 
From: "John Dalton" <john.dalton@bigfoot.com>
To: <cores@opencores.org>
Sent: Tuesday, May 20, 2003 9:20 AM
Subject: Re: [oc] Verilog coding style for Open Cores-RTL - Case in point SHA1


: > ... There is no
: > QA, or even such basic things as verification at OC. Designers
: > verify their own cores ! This is horrible in my opinion. ...
: 
: The theory of opensource/free is that, in addition to any
: verification by authors, users will verify each core and
: contribute bug fixes.
: 
: To me this indicates that two actions should increase the
: quality of OpenCores:
: 
: 1) Add a bug tracking system to OpenCores.
Sorry for interruption, but OC really needs sth. like bugzilla, and like what sourceforge does.

Best,

Chenbo Liu

: 2) Instill a culture among uses that fixes and bug reports
:    should be contributed back to OpenCores (via the bug
:    tracking system).
: 
: Regards
: John
: --
: To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml