sorry guys
I forget to say I am doing grad project in VHDL on this Conditional sum adder with look ahead carry.(4 bit slice).And I need the details asap as my deadline is nearby.....
Ashok