[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] Testing Implemented Design in FPGA

To: cores@opencores.org
Subject: Re: [oc] Testing Implemented Design in FPGA
From: "hendra gunawan" <hendrag01@hotmail.com>
Date: Thu, 07 Jun 2001 03:00:33
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org

hi'

how about implemented design in FPGA Prototyping board, especially Xess/XSV?

i'm still confuse how to testing it. does anyone has/know the documentation about that?

Get Your Private, Free E-mail from MSN Hotmail at http://www.hotmail.com.

To unsubscribe from a cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] CORDIC Core
Next by Date: [oc] nnARM maillist
Prev by thread: Re: [oc] Testing Implemented Design in FPGA
Next by thread: Re: [oc] Testing Implemented Design in FPGA
Index(es):
- Date
- Thread