Hello ,everybody. A 16550 compatible UART core utilizing WISHBONE SoC bus is added to OpenCores CVS repository. The core is written in Verilog. It is not yet complete but most of it is finished. Everybody is welcomed to check it, verify and comment me on its development. A datasheet is included but a more recent version will be released soon. Jacob.