Hi, I have submitted to OpenCores some models for PCI protocol. There is a master model and a target model. The models are boardlevel simulation models and are usefull in the testing phase of the PCI cores design. Please test them and let me know if they are OK. As I checked them, it looks OK so far, bug-free. regards, -- Ovidiu P.S. Docs will be available these days.