[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [usb] USB 2.0 core Spec. First Draft



Rudolf,

	The 192 bit time only applies the gap time exist on the USB 2.0 bus.
Excluding the UTMI decoding time for previous transaction, up the UTMI
preparation time for next transaction, you have only 14 clk time!

If you don't see my response within 24 business hours to your email, please
email me using pteng@mail.com, pteng@yahoo.com or peter_teng@el.nec.com, or
please call me direct. Sorry in advance for the trouble that may caused you.

best regards,
"Peter" Chu Tin Teng
Computing technology I/O Group
NEC Electronics Inc.
Physical address
3301 Olcott St.,
Santa Clara, CA 95054

Mailing address
Olcott Building
2880 Scott Blvd., M/S: SC2302
P.O. Box 58062
Santa Clara, CA  95052-8062
Tel: (408)9692766
Fax: (408)9692435
Email: peter_teng@el.nec.com/pteng@mail.com


-----Original Message-----
From: Rudolf Usselmann [mailto:rudi@asics.ws]
Sent: Tuesday, January 09, 2001 6:24 PM
To: usb@opencores.org; Peter Teng
Cc: Damjan Lampret
Subject: Re: [usb] USB 2.0 core Spec. First Draft



Peter (and others !),

I just looked through the USB spec for device latency.

Am I correct that a High Speed function has at most 192 bit times to reply ?

That would be about 400 nS ?!

I guess my linked list idea will not work then ! I just did my latency
calculations again, and they come to about 1392 nS worst case !

Comments ?

Thanks !
rudi