[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[pci] Performing burst readings



I'm compiling a guest pci bridge.

I can't perform burst readings from wishbone bus, I've set the bits #1 
in the image control register (it's a memory image), but the transfer 
rate is the same (about 2.5 MB/s) :-(
I look the wb-master signals at the oscilloscope and I see that cyc_o 
falls every single transfer cycle, like stb_o does, and this should be 
wrong...
Should I perform a "memory read line/multiple" (page 31 of the "PCI IP 
Core Specification")? How can I do that?

I would like to increase the transfer rate up to 20MB/s... Someone 
succeded in this goal?

Thanks a lot.
-- 
Marco (Politecnico di Milano)

"Qui se accendessero le luci e riabbassassero le luci
ci troverebbero tutti in piedi con gli occhi aperti, qui"
(Ivano Fossati, "Sigonella")

--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml