


POTENTIAL PROBLEM #3:
Since IRDY is de-asserted a couple of NS after clk rises, the combinatorial logic in one of the connected blocks may not see IRDY before the clk signal internal to the FPGA as a result of PAR rises (this is a routing issue, but it is caused by the original logic PAR is attempting to route).



SUPPOSITION:
Perhaps both IRDY & TRDY should only be used as registered variables so they exist for one complete clock cycle for the combinatorial logic. Unfortunately, I am not familiar enough yet with the logic, nor am I sure I am right in the first place to make these changes.

Title		
IRDY/TRDY Relationships		
Size	Document Number	Rev
B	Charles Krinke cfk@pacbell.net	A
Date:	Friday, July 05, 2002	Sheet 1 of 1