On Fri, 7 Apr 2000, Jeff Garzik wrote: > My suggestion for an architecture: > > All 32-bit registers. > Command buffered. > Variable receive and transmit descriptor lists and frame sizes. > Does these descriptors manage frame in transmit and receive FIFO ?