[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] spi/ ench/verilog/tb_spi_top.v oc/spi.pdf oc/s ...

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] spi/ ench/verilog/tb_spi_top.v oc/spi.pdf oc/s ...
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Tue, 15 Apr 2003 16:11:57 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	spi
Changes by:	oc	03/04/15 16:11:56

Modified files:
	bench/verilog  : tb_spi_top.v 
	doc            : spi.pdf 
	doc/src        : spi.doc 
	rtl/verilog    : spi_clgen.v spi_defines.v spi_shift.v spi_top.v 

Log message:
	Support for 128 bits character length added. Zero value divider bug fixed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] can/rtl/verilog can_registers.v
Next by Date: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
Prev by thread: [cvs-checkins] oc8051/bench/verilog oc8051_uart_test.v
Next by thread: [cvs-checkins] can/rtl/verilog can_registers.v
Index(es):
- Date
- Thread