[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_defines.v eth_wishbone.v

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/08/14 18:31:50

Modified files:
	rtl/verilog    : eth_defines.v eth_wishbone.v 

Log message:
	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
	need to multiply or devide any more.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml