RE: [oc] I2C core in VHDL

["Richard Herveille" <richard@asics.ws>]

Master or slave ????

Check the opencores i2c project for a i2c master core (in verilog AND
vhdl).

Richard


> -----Original Message-----
> From: owner-cores@opencores.org 
> [mailto:owner-cores@opencores.org] On Behalf Of 
> duboisjulien15@hotmail.com
> Sent: woensdag 23 juli 2003 16:38
> To: cores@opencores.org
> Subject: [oc] I2C core in VHDL
> 
> 
> 
> 
> Hello everybody,
> 
>  I am looking for free I2C core in VHDL. Anybody who can help me, 
> please send me an email...
> 
> Thanks
> --
> To unsubscribe from cores mailing list please visit 
> http://www.opencores.org/mailinglists.shtml
> 
> 

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml