[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] LVD and fpga's

To: cores@opencores.org
Subject: Re: [oc] LVD and fpga's
From: John Sheahan <jrsheahan@optushome.com.au>
Date: Sat, 30 Nov 2002 09:46:48 +1100
In-Reply-To: <3DE7A9F2.20207@comsys.se>
References: <3DE7A9F2.20207@comsys.se>
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org
User-Agent: Mutt/1.4i

The newer virtex parts from Xilinx, and Altera's stratix
devices all support lvds transceivers.

why not just use them?
john




On Fri, Nov 29, 2002 at 06:54:58PM +0100, Lars Segerlund wrote:
> 
>  Hi,
> 
>   I'm thinking of implementing somthing similar to SCSI LVD or high 
> speed current loop in a fpga which also should contain a PCI core, 
> however, I am not sure how to do the tranciever, any suggestions ?
> 
>  ( I want to minimize the analog hardware ).
> 
>  / best regards, Lars Segerlund.
> 
> --
> To unsubscribe from cores mailing list please visit 
> http://www.opencores.org/mailinglists.shtml
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

References:
- [oc] LVD and fpga's
  - From: Lars Segerlund <lars.segerlund@comsys.se>

Prev by Date: [oc] LVD and fpga's
Next by Date: Re: [oc] Regarding the low power bus encoding research ?
Prev by thread: [oc] LVD and fpga's
Next by thread: [oc] You once asked us about this package
Index(es):
- Date
- Thread