Re: [oc] Get OCIDEC working

[Daniel Haensse <haensse@swissembedded.com>]

Hi Marcos,

I have a little project to finish for a customer, I will restart on friday with
the jffs stuff. 

Dani
> Well, my bus system are only 16bit , i see that i need to make a warper for 
> the ocidec register taht are all of 32bit, the ATA register are all of 16Bit.
> 
> I'm very newbye, but i read a bit more of vhdl, and try to make the warper.
> 
> Thks a lot.
> At 14:52 14/10/2002 +0200, you wrote:
> 
> >Hi Marcos,
> >
> >Depends on what you mean by your system is 16bit.
> >The IDE interface is 16bit. Whereas the OCIDEC uses 32bit registers.
> >When you access the IDE drive through the 32bit host interface, only the 
> >lower
> >16bits are valid. The upper 16bits are garbage.
> >So the 16bit IDE interface is mapped to the 16bit LSBs of the 32bit host
> >interface.
> >
> >
> >However if your host interface is only 16bits, then you need to write a
> >wrapper so you can access the 32bit registers using a 16bit databus.
> >
> >Richard
> >
> >
> >
> > > Hello i'm a newbye in vhdl programming.
> > >
> > > I'm making a proyect that have a fpga chip, this proyect is the dragonix
> > > board ( http://www.openhardware.net/Dragonix ), in the FPGA implement a 
I2C
> > > core and a SPI core to control some devices on the board, i want to
> > > implement the OCIDEC-1 to drive the IDE bus that are connected to the 
FPGA,
> > > my problem is that the bus system are 16Bit width, and the OCIDEC-1 have
> > > 32bit registers, how i can adapt it to work under my design,i very
> > > confused.
> > >
> > > Any help will be apeciated.
> > >
> > > Regards.
> 
> --
> To unsubscribe from cores mailing list please visit
http://www.opencores.org/mailinglists.shtml




--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml