

16. This connection is not supported directly (LXEN

2.2 Transmit channel

Signal name	
-------------	--

Signal	Note
$\overline{RST}$	Reset
$\overline{LCK}$	Lock
$AD[0]$	-bit address line
$DA[0:7]$	8-bit receive data
$DA[0:7]$	8-bit transmit data
WE	Read/write
$\overline{RST}$	Strobe
ACK	Acknowledge
$\overline{CYC}$	Cycle
$\overline{AG0}$	Done interrupt
$\overline{AG1}$	Ready interrupt

4 Design description

4.1 Receive Channel

4.1.1 Disinnots

writing to this bit no further write operation to `_x` FIFO buffer register is allowed till `_xDone` is set (all writes will be ignored).

- It is optional for the MPU to check the status bits of `_x` status register.

4.6 Receive Frame

- The controller sets `_xReady` bit in `_x` status and control register (0x) and sets the `_xReady` interrupt line to indicate valid frame in internal buffer is available.
- It is recommended that the MPU read the `_x` status and control register (0x).
- The MPU should read the Frame length register (0x4) to check the size of the frame. The value of this register is valid only after the `_xReady` bit is set and remains valid till the first read from the Data buffer.
- The MPU should read `_x` FIFO buffer register (0x) Frame length times to get all frame bytes. Performing extra reads (read from empty buffer) produces invalid data.
- If the MPU does not read all frame bytes as soon as possible the internal buffer will overflow and `FIFOOverflow` bit will be set and the current frame should be rejected. No further read operations should be attempted till `_xReady` bit is set again and `_xReady` interrupt is signal indicating new available frame.
- The software can read entire frame from the Receive FIFO buffer by writing 1 to `read` bit in the status and control receive register (0x). This is suitable for reading bad frames (for any reason) or frames with incorrect addresses.

4.7 Connect to TMC controller

The controller can get/put data by get/put on W M D p ROAM 4.7 D Offh Mh Q

4. Diagram



